

AEROSPACE RESEARCH INC BOSTON MASS INTRINSIC SAFETY REVIEW REPORT.(U) JAN 77 F/6 17/5 AD-A051 739 DAAG53-76-C-0158 UNCLASSIFIED PUB-575 NL AD A051739 END DATE FILMED 4-78 DDC







6 INTRINSIC SAFETY REVIEW REPORT.

11 Jan 77 | (12 17P.)

MAR 24 1978

Prepared for:

0:1

Department of the Army
U.S. Army Mobility Equipment Research and Development Command
Ft. Belvoir, Virginia 22060

Contract DAAG53-76-C-Ø158

Approved for public released
Distribution Unlimited

Aerospace Research, Inc.
130 Lincoln Street
Boston (Brighton), Massachusetts 02135

14 PUB-5751

· BRUBAKER DESKCRY

009 900 JOB

Pub No. 575 January 1977

With reference to Paragraph 3.5.2 of the Purchase Description for FIDS Passive Infrared Motion Sensor (PIMS), this report will outline ARI's design as it relates to intrinsic safety in Class 1 hazardous locations. Guidelines were taken from the 1975 edition of NFPA Booklet No. 493. The only part of the PIMS system that is designed for use in a hazardous location is the receiver assembly.


2.0 The receiver assembly consists of a mirror assembly which has no electrical power applied and a small printed circuit board that receives +20 VDC from the Signal Processor Card. Typically the receiver draws under 2 ma DC current. In order to ensure adequate system signal to noise ratio it was necessary to have power supply regulation in each head. This necessitated the use of many large value capacitors such that difficulty would be experienced in meeting the requirements of Figure 6-1.5(b) of NFPA 493. It was decided that the only sensible way of meeting the requirement was to coat the P.C. card assembly with heavy coating of high dielectric material. In this configuration, the only place a short circuit could possibly cause an arc would be at the terminal strip located inside the plastic and metal cover assembly. Reference to the schematic diagram shows the circuit configuration. A diagram is also included showing the component layout.


2.1 Pin 5 (tamper) was designed to detect shorts to +20V or ground. There is normally under, +1 VDC at this point and it is current limited by over 5K ohms.


Pin 2 (RCVR output) has a 330 ohm resistor in series with the signal output. If pin 2 were shorted to ground and the output of the op-amp was at +16 V (normally +8V) the maximum current would be 12 ma (as per spec. of A776). Additional protection is provided by the 330 ohm resistor (which also isolates coax capacitance). Extrapolating the curves of Figure 6 - 1.5(b) of NFPA Booklet No. 493 shows that (C+330 ohm) would result in ignition voltage of over 50v. Dividing by two as per section 6 - 2.1 of No. 493 gives 25V, which is above the worst case voltage of +16.


- 2.2 If pin 5 (+20V to Head) were shorted to ground at the receiver terminal strip the following situations (a through e) would occur.
 - a) For FIDS, the 10V to 20V, DC to DC converter on the signal processor card limits itself to 75 ma. (Not used on J-SIIDS).
 - b) In series with the (+20V to Head) line are two 150 ohm, 2 watt resistors in parallel, or 75 ohms. Extrapolating the curve in NFPA No. 493 for a 47 uf capacitor with 75 ohms in series gives a voltage of approximately 40V. Dividing this by two as per 6 2.1 of NFPA No. 493 gives ±20V. 75 ohms would limit the current to under 300 ma (if there were no intrinsic safety barrier).
 - c) It is ARI's understanding that the power fed to the PIMS processor card will be done so in an intrinsically safe manner. There will be no barrier between the processor and any of its receivers. Suitable current limiting would be as follows. During FIDS operation, the nominal current draw is 5 ma for the processor card and 1.5 ma per receiver (MAX. 6 receivers). FIDS current is normally 14 ma. In J-SIIDS operation an additional 12 ma is required to drive the two relays in the adaptor box. Total J-SIIDS current therefore is 26 ma (typical). It is suggested that the power supply be limited (or fused) at around 100 ma. That level would suffice for FIDS operation also. In addition to preventing ignition at the receivers, a current limiter set to 100 ma would prevent damage to the signal processor card if exposed to any induced or random failures and short circuits.
 - d) Another safety feature, for J-SIIDS only, is the IN4004 diode which is located in the adaptor box. This diode is in series with the +20V to the processor card. The forward resistance will act like a current limiter in conjunction with the intrinsic safety limiter and the two 150 ohm resistors. Without intrinsic safety limiting it would act as a fuse because over 200 ma would flow under short circuit conditions discussed in (b), which is sufficient to destroy the junction.


- e) At the input to each head on the +20V line is a 100 ohm series resistor and then a 47 uf capacitor to ground. The composite R/C combination is similar to section (b); i.e., safe to run at +20V.
- 2.3 The connections to the PC card from the thermistor detector is a high impedance with insufficient capacity in the circuit to cause ignition.











6-2 Maximum Voltage and Current Levels.

- 6-2.1 Maximum voltage and current levels in intrinsically safe circuits approved without ignition testing shall not exceed 50 percent of the current determined from Figures 6-1.3(a), 6-1.3(b) and 6-1.4(a) through 6-1.4(d), or of the voltage determined from Figures 6-1.5(a) and 6-1.5(b) for given circuit constants. Higher voltage and current levels shall be permissible if their safety is demonstrated by test.
- 6-2.2 Circuit Conditions, The circuit conditions shall include all normal and fault conditions described in this standard.
- 6.3 Temperature Classification. An assessment or test shall be carried out to establish the operating temperature marking per National Electrical Code 500-2 (c).
- 6-4 Voltage Test Methods. The voltage tests shall be as described in Section 5-8.





TECHNICAL INFORMATION

SINGLE COMPONENT COATING FOR PRINTED CIRCUITS

CONAP, INC.

1405 BUFFALO STREET

OLEAN, NEW YORK 14760

PHONE (716) 372-9650 TWX: 510-245-2769

CONAP (CANADA) LTD.

5200 DIXIE RD.

AEROWOOD INDUSTRIAL PLAZA

MISSISSAUGA, ONTARIO, CANADA

. PHONE (416) 625-2520

CONAP CE-1132 is a single component liquid coating for printed circuits, and is a stabilized synthetic polymer. It has been formulated specifically to protect assemblies against environmental conditions such as contamination and high humidity; and at the same time, ruggedize the unit against shock and vibration. In addition, CONAP CE-1132 offers an ease of handling seldom found in similar coatings; i.e., it can be applied by spray, brush or dip; there is little runoff and cure cycles are short.

PROTECTION 'PLUS' FOR PRINTED CIRCUITS

CE-1132 COMBINES:

- EXTRA-LONG DIP TANK STABILITY . EASE OF REPAIR . ECONOMY .
- FAST-LOW TEMPERATURE CURE . EXCELLENT NUMIDITY RESISTANCE .
 GOOD ELECTRICAL PROPERTIES . UNIFORM COATING THICKNESS .

CONAP CE-1132 is also easily repairable. Components can be placed and replaced in coated areas, using ordinary repair procedures, without danger of carbonization at 175°C, or intereference with the making of sound solder joints.

And to make field repair easier, especially where ovens are not available, CONAP CE-1133 has been developed so that it will cure at room temperature. This is supplied in kit form, each kit containing CE-1133, a brush and CONAP S-8 Solvent.

A tracer dye is used in CE-1132 and CE-1133 to aid in inspection of the cured film under 'black' light.

PRODUCT SPECIFICATIONS

Brookfield Viscosity @ 25°C	500 - 300
Specific Gravity @ 25°C	
Solids Content, Z	30 - 33
Flashpoint, OF, Tag Closed Cup	55
Dip Tank Stability	Indefinite *

Although after a matter of days, due to solvent evaporation, there may be some increase in viscosity. This may be corrected with CONAP S-8 Solvent.

TYPICAL PROPERTIES OF CURED FILM

The properties of CE-1132 films presented in this bulletin were obtained on samples prepared in the laboratory. The values are average, based on several tests and are not intended for use in preparation of specifications.

Physical Properties

Color	Clear				
Hardness. Shore D					
Water Absorption, Z, 24 hr. Immersion	. 0.18				
Chemical and Solvent Resistance	. Fair to Good*				
Fungus Resistance	. Non-Nutrient (MIL-E-5272C)				
Flexibility, Bend over 1/8" Mandrel	. No cracking or crazing of coating				
Repairability, Soldering Iron	Excellent				
Thermal Shock, 5 cycles from -55°C to 95°C	. Passes				
Inspection	. Invisible dye, fluorescent under				
	black liche				

* . If it becomes necessary to remove the coating from the entire assembly, this feature enables the user to remove the cured film quite easily by using methyl ethyl ketone. Care should be exercised in the removal of the coating in that if the assembly is exposed to this solvent for too long a period, it or any attached components may also be attacked.

Before recoating the assembly, it is recommended that the assembly be recleaned and thoroughly dried.

E	ectrical Properties	25°C		60°C	
	Dielectric Strength, vpm				
	1 Mil film	6500			
	3 Mil film	4000			
	Dielectric Constant 100Hz	3.35		3.50	
	1KHz	3.30		3.45	
	1MHz	3.40		-	
	Dissipation Factor 100Hz	.007		.007	
	1KHz	.007		.007	
	1MHz	.006.		-	
	Volume Resistivity, ohm-cm	1.4x10 ¹⁵			-
	Insulation Resistance, ohms (4 mil films)*	_,			
	Initial (at 25°C - 50% R.H.)		2.50x10 ¹³		
	After 1 day (at 65°C - 95% R.H.)		2.40×1012		
	After 7 days (at 65°C - 95% R.H.)		3.50x1010		
	After 10 days (at 65°C - 95% R.H.)		2.10x1010		
	After conditioning 24 hours @ 25°C - 50% R.H	• • • • • • • • • • • • •	5.70x10 ¹⁰		
	Dielectric Withstanding Voltage, 1500 v.a.c.*		No flashover	or bre	akdown

^{*} Tested in accordance with MIL-I-46058. The films maintained excellent adhesion to the epoxy-glass laminates during the 10-day humidity/temperature cycling test. No underfilm corrosion of the copper conductors was observed.

APPLICATION INFORMATION

CONAP CE-1132 does not require continuous mixing; nor is deairation necessary. Air bubbles generated by pouring will normally dissipate within a few minutes.

CONAP CE-1132 is a high performance printed circuit coating and the ultimate performance of the cured coating is dependent on process controls used in application of the coating. Cleanliness of the substrate is a major factor in preventing underfilm corrosion. Boards MUST be clean, oil-free and dry. For specific recommendations, please request Technical Bulletin C-115.

Conventional dipping, spraying or brushing techniques may be used to apply CE-1132. It is recommended that the coating be used as supplied for dip coating. A single dip coat on a board will deposit a film thickness of 2 to 2 1/2 mils, if the withdrawl rate is 4 inches per minute.

CE-1132 may be sprayed by dilution with CONAP S-8 Solvent.

Two coats are recommended for optimum performance. However, one coat may perform well for non-critical applications. Cure is accomplished by pre-baking 15 minutes at 50°C for each coating application followed by a final cure of 60 minutes at 75°C.

For optimum protection against severe humidity, allow a 30 minute air dry after each coat and pre-bake 30 minutes at 50°C, followed by a FINAL CURE of 4 hours at 75°C.

HANDLING AND STORAGE

Maintain containers at room temperature and keep securely closed when not in use to prevent solvent evaporation.

CONAP CE-1132 has a shelf life of at least 1 year when stored in original, unopened containers.

CAUTION: CE-1132 contains solvents and should be handled in the same manner as any material containing solvents. Avoid skin contact with uncured materials and inhalation of vapors. If contact does occur, wash with soap and water.

AVAILABILITY

CONAP CE-1132 is available in quart, gallon, 5-gallon, and drum containers.

An Evaluation Kit, containing 1 quart of CE-1132, 1 pint of CE-1133 and 1 pint of CONAP S-8 Solvent, is available for \$10.00 per kit.

F.O.B. Olean, New York 14760 Mississauga, Ontario, Canada TERMS: Net 30 Days

1

C-103 Page 2 of 2 Printed in U.S.A.

μ**A776**

MULTI-PURPOSE PROGRAMMABLE OPERATIONAL AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUIT

DESCRIPTION - The µA776 Programmable Operational Amplifier is constructed using the Fairchild Planar* epitaxial process. High input impedance, low supply currents, and low input noise over a wide range of operating supply voltages coupled with programmable electrical characteristics result in an extremely versatile amplifier for use in high accuracy, low power consumption analog applications. Input noise voltage and current, power consumption, and input current can be optimized by a single resistor or current source that sets the chip Quescent current for nano-watt power consumption or for characteristics similar to the µA741. Internal frequency compensation, absence of latch up, high slew rate and short circuit current protection assure ease of use in long time integrators, active filters, and sample and hold circuits.

- MICROPOWER CONSUMPTION
- . ±1.2V to ±18V OPERATION
- . NO FREQUENCY COMPENSATION REQUIRED
- . LOW INPUT BIAS CURRENTS
- WIDE PROGRAMMING RANGE

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Internal Power Dissipation (Note 1)

Metal Can DIP

Mini DIP

Differential Input Voltage

Input Voltage (Note 2)

Voltage Between Offset Null and V-

ISET (Maximum Current at ISET)

VSET (Maximum Voltage to Ground at ISET)

Storage Temperature Range

Metal Can, DIP

Mini DIP

Operating Temperature Range

Military (776)

Commercial (776C)

Lead Temperature (Soldering, 60 seconds)

Metal Can, DIP

Mini DIP

. HIGH SLEW RATE

. LOW NOISE

SHORT CIRCUIT PROTECTION

. OFFSET NULL CAPABILITY

. NO LATCH UP

500 mW

670 mW 310 mW

±30 V ±15 V

±0.5 V 500 µA

(V+ -2.0 V) < VSET < V+

-65°C to +150°C


-55°C to +125°C

-55°C to +125°C


0°C to +70°C

300°C

260°C



CONNECTION DIAGRAMS 8-LEAD METAL CAN (TOP VIEW) PACKAGE OUTLINE 58




ORDER INFORMATION

TYPE 776 776C

PART NO. 776HM 77640

14-LEAD DIP (TOP VIEW) PACKAGE OUTLINE 6A




ORDER INFORMATION TYPE PART NO. 776DM 776

776DC

S-LEAD MINI DIP (TOP VIEW) PACKAGE OUTLINE 9T

776C



ORDER INFORMATION PART NO

FAIRCHILD LINEAR INTEGRATED CIRCUITS . #A776

±15 VOLT OPERATION FOR 776

ELECTRICAL CHARACTERISTICS (TA = 25°C, Unless Otherwise Specified)

PARAMETERS		CONDITIONS	ISET - 1.5µA			ISET - 15MA			1
			MIN.	TYP.	MAX.	MIN.	. TYP.	MAX.	UNIT
Input Offset Voltage		R _S <10kΩ		2.0	5.0		2.0	5.0	mV
Input Offset Curren	1	R _S <10kΩ		0.7	3.0		2.0	15	nA
Input Bias Current	,			2.0	7.5	.; .	15	50	nA
Input Resistance				50			5.0		MΩ
Input Capacitance				2.0			2.0		pF
Offset Voltage Adju	stment Range			9.0			18		mV
Singal Walana	Cala	RL>75kΩ, VOUT =±10V	200k	400k					V/V
Large Signal Voltage	Gain	RL>5kΩ, VOUT =±10V				100k	400k		V/V
Output Resistance				5.0k			1.0k		Ω
Output Short-Circui	it Current			3.0			12		mA
Supply Current				20	25_		160	180	μА
Power Consumption					0.75			5.4	mW
Fransient Response unity gain)	Risetime	V _{IN} = 20mV, R _L > 5kΩ, C _L = 100pF		1.6			0.35		μs
	Overshoot			0			10		*
Slew Rate		RL>5kΩ		0.1			8.0		V/µs
		RL>75kΩ	±12	±14					V
output Voltage Swing		RL>5kΩ				±10	±13		V
The followin	g specifications a	pply -55°C <ta< +125°c<="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ta<>							
mput Offset Voltag	e	Fig=10kΩ			6.0			6.0	mV
		TA = +125°C	1		5.0			15	nA
nput Offset Curren	•	TA = -55°C .			10			40	nA
		TA = +125°C			7.5			50	nA
nput Bias Current		TA = -55°C			₹. 20			120	nA
nput Voltage Rang	e		±10			±10			V
Common Mode Rejection Ratio		R _S <10kΩ	70	90		70	90		dB
iupply Voltage Rej	ection Ratio	R _S <10kΩ		25	150		25	150	µV/V
iupply Voltage Rejection Ratio arge Signal Voltage Gain		RL>75ks. 10V	100k			75k			V/V
Jutput Voltage Swing		RL>75kΩ	±10			±10			٧
upply Current					30			200	μΑ
ower Consumption	,				0.9			6.0	ww

FAIRCHILD LINEAR INTEGRATED CIRCUITS . #A776

±3 VOLT OPERATION FOR 776


ELECTRICAL CHARACTERISTICS (TA = 25°C, Unless Otherwise Specified)


			ISET = 1.5µA			· ISET - 15MA			
PARAMETERS		CONDITIONS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Input Offset Voltage		RS<10kΩ	1	2.0	5.0		2.0	5.0	enV
Input Offset Current				0.7	3.0		2.0	15	-nA
Input Bias Current				2.0	7.5		15	50	nA
Input Resistance				50	,		5.0		MΩ
Input Capacitance				2.0	1/5		2.0		pF
Offset Voltage Adjus	tment Range			9.0			18		m∨
	<u> </u>	RL>75kΩ, VOUT=±1V	50k	200k					V/V
Large Signal Voltage	Gain	RL>5kΩ, VOUT=±1V				50k	200k		V/V
Output Resistance				5k	<		1k		Ω
Output Short-Circuit	Current			3:0			5.0		mA
Supply Current				13	20		130	160	μА
Power Consumption				78	120		780	960	μW
Transient Response	Risetime	V _{IN} = 20mV, R _L > 5kΩ,		3.0			0.6		μз
(unity gain)	Overshoot	CL < 100pF		0			5		*
Slew Rate		R _L >5kΩ		0.03			0.35		V/μs
The following	specifications a	pply for -55°C < TA < +125°C							
Input Offset Voltage		R _S <10kΩ			6.0			6.0	mV
1		TA = +125°C			5.0			15	nA
Input Offset Current		TA = -55°C			10			40	nA
Input Bias Current		TA = +125°C			7.5			50	nA
input bias current		TA = -55°C			20			120	nA
Input Voltage Range			±1,0 °			±1.0			V
Common Mode Rejec	tion Ratio	R _S <10kΩ	70	86		70	86		dB
Supply Voltage Rejec	tion Ratio	Rs<10kΩ		25	150		25	150	μV/V
Lange Cinnel Malana	Cala	RL>75kΩ, VOUT"±1V	25k						V/V
Large Signal Voltage	Cam	RL>5kΩ, VOUT=±1V				25k			V/V
O Walters C		RL>75kΩ	±2.0	±2.4					٧
Output Voltage Swing	•	R _L >5kΩ				11.9	±2.1		٧
Supply Current					25			180	MA
Power Consumption					150			1080	μW


NOTES

- 1. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for Metal Can, 8.3 mW/°C for the DIP, and 5.6 mW/°C for the Mini DIP.
- 2. For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Short Circuit may be to ground or either supply. Rating applies to +125°C dese temperature or +75°C ambient temperature for iset < 30 μA.


TYPICAL PERFORMANCE CURVES FOR 776 AND 776C









INPUT BIAS CURRENT AS A FUNCTION OF




CHANGE IN INPUT OFFSET VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT OFFSET CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT NOISE VOLTAGE AS A FUNCTION OF SET CURRENT




INPUT NOISE VOLTAGE AND **CURRENT AS A FUNCTION**




INPUT NOISE CURRENT AS A FUNCTION OF SET CURRENT




OPTIMUM SOURCE RESISTOR FOR MINIMUM NOISE AS A **FUNCTION OF SET CURRENT**




OUTPUT VOLTAGE SWING AS A FUNCTION OF



OUTPUT VOLTAGE SWING AS A FUNCTION OF



GAIN-BANDWIDTH **PRODUCT** AS A FUNCTION



FAIRCHILD LINEAR INTEGRATED CIRCUITS . µA776

